Abstract---In a Wireless Communication System, a Signal (Signal includes series of symbols) can travel from the transmitter to receiver over multiple paths. This phenomenon is referred to as Multipath Propagation, where signal attenuation varies on different paths. The propagation over different paths is caused by scattering, reflection, diffraction and refraction of the radio waves by stationary and moving objects, as well as the medium. The Delay spread can cause Inter Symbol Interference (ISI) when adjacent data symbols overlap and interfere with each other due to different delays on different propagation paths. For high data rate applications (especially in 4G & 5G Technologies) with very short symbol duration, the effect of ISI and the receiver complexity can increase significantly. When attempting to decode the signal, only part of a symbol for a signal path may be captured in a Fast Fourier Transform (FFT) window due to multiple path delays. In this paper, a Time Tracking Loop is proposed for OFDM based broadcast systems. The proposed time tracking topology is a fast digital feedback loop which corrects the timing errors for OFDM based broadcast based systems, such as DVB-H and DVB-T, efficiently. The loop is implemented with VHDL code targeting the Xilinx EP3C25Q240C8N FPGA Chip and it gives effective signal to error ratio 35dB.
I. INTRODUCTION
The receiver oscillator frequency will never be perfectly aligned with the transmitter frequency; this in turn will produce phase errors. Both sample period and phase errors degrade the performance of the OFDM receivers. Sample period errors lead to drifting the OFDM symbol start with time, for example assume 1 ppm (part per million) sampling clock offset while receiving 2048 samples per OFDM symbol, the symbol window will move one sample every ~488 symbols. The higher the sampling clock offset, the more the influence on the symbol time synchronization. This problem becomes more pressing in broad cast based systems, such as Md.Salauddin, University of Petroleum and Energy Studies, DehradunIndia. Email ID -msalauddin@ddn.upes.ac.in) Piyush Kuchhal, University of Petroleum and Energy Studies, DehradunIndia. Email ID -pkuchhal@ddn.upes.ac.in)
Rajeev Gupta, University of Petroleum and Energy Studies, DehradunIndia. Email ID -rajeev@ddn.upes.ac.in) DVB-T and DVB-H. There are two main different methods for timing errors correction, namely, the synchronous sampling and the asynchronous sampling. The Synchronous samp 1 ling systems depend on the system to Control the Crystal Oscillator (VCXO). Compared to the asynchronous digital sampling systems, they have significant timing fluctuations due to high-level phase noises. Also needed analog circuits are complex and make the system integration more difficult. For asynchronous systems, a free running oscillator is used for sampling and OFDM frame reconstruction is achieved by means of interpolation or decimation filters.
In this paper, an asynchronous fast tracking and efficient implementation of the timing errors correction are introduced for OFDM based broadcast DVB-H, DVB-T and other similar standards which have a periodic repetition of pre-known scattered pilots each given number of OFDM symbols [1] [2] [3] . The system uses the time domain correlation of the sampled signal and a locally generated group of the scattered pilots to calculate the timing errors. Hence the system does interpolation and decimation of the sampled signal by introducing (P+1) or (P-1) samples for each P samples digitized by the system ADC depending on the detected error. The System can correct sample period errors up to 200 ppm.
The loop response time to lock on the correct sampling frequency is a major issue, and as described in [3] , the current systems used for synchronization of the DVB-H take around 75 OFDM symbols, and vary from 17 to 68 symbols in case of DVB-t before the estimation start. The proposed system can find the symbol start after maximum time of 4 OFDM symbols, and completely corrects all the timing errors after ~20 OFDM symbols.
Rest of this paper is organized as follows. In section II, the frequency and phase errors are discussed. Next, the frequency errors detection using pilots' time domain correlation is described in section III. The errors correction loop, using the interpolation or decimation of the sampled signal, is presented in section IV. Simulation results are demonstrated in section V and VI shows the Hardware implementation information. Finally, section VII concludes the paper.
II. TIMING ERRORS
The technique proposed in this paper is applicable to any OFDM system which has a periodic repetition of pre-known scattered pilots. DVB-H environment results are presented as example. For OFDM based systems, the time domain signal is given by
Where this signal is composed of 2K+1 harmonics each is modulated with a complex data symbol X k and f step is the step frequency between two adjacent harmonics. The ideal discrete time equation of the N-point samples of the FFT frame is given by:
If the signal suffers from sampler frequency errors and there are no timing errors at the start of the symbol, the following equation shall apply:
Where ∆ is the sample period fractional error resulted due to sampling period error, Figure 3 shows the result of FFT of OFDM signal suffering a sampling frequency of (50 samples per million), there is no phase error at the symbol start sample, and this shows the need to have a good system to correct for sampling frequency error. After sampling period error correction, the phase error can still be produced by the oscillator, the interpolator or the decimation, because interpolation or the decimation of the signal corrects only the sample period error. After the correction of sample period errors, phase errors shall affect FFT output that will cause an angle rotation of the symbols. If the frame start is earlier or later than the actual frame start by ∆, which is a fraction of a sample and this fraction can range from +0.5 to -0.5, resulting in the following equation:
Then, from both equations (2) and (4) the phase error will be
Where k is the subcarrier number and ∆ is the difference between the optimum sample timing instant and the actual one. The phase error is a linear, odd function (i.e. phase error for the k-th harmonic equals to the negative phase error for the -k-th harmonic). The phase error will be large for high frequency harmonics and can reach a value of 90 degrees rotation for the highest harmonic if ∆ = 0.5. Hence, phase error leads to wrong interpretation of all the symbols modulating the high frequency harmonics that are nearly half of the received harmonics. Accurate detection af phase errors can be done with the channel estimation and feeds back the timing loop to be corrected. Because phase error is caused by the oscillator or the interpolation process and not by the channel, this may make the channel estimations more complex, so removing it makes the channel estimations easier. Figure 4 shows the FFT output of an OFDM symbol suffering from a phase error ∆ equal to 0.2 of the sampling period. The system is implemented with VHDL and simulated under MODELSIM and gave the same performance as that of MATLAB model. We verify the functionality and the design of the RTL implementation by generating test vectors based on the MATLAB fixed point model and cross check it with the RTL data. This implementation is targeting the Xilinx EP3C25Q240C8N FPGA.
III. ERROR DETECTION
In [2] and [3] , a new technique to synchronize the start of the OFDM symbol was proposed. This technique depends on the fact that there are only four groups of scattered pilots which are pre-defined in the DVB system. Each OFDM symbol must contain one of the four groups, so every group is repeated each four symbols, one of these four groups can be locally generated in the system to do a time domain correlation with the received signal. The proposed system makes use of this technique for achieving the phase and the sampling period errors.
As described in [2] , the cyclic prefix is used to achieve the coarse synchronization after that the time domain correlation between the received signal and the locally generated pilots shall produce a peak at the end of each OFDM symbol containing the same scattered pilots group locally generated. By calculating the number of samples between two successive peaks, the sample period error can be known, but for precise error detection, the exact location of the peaks in-between samples has to be calculated i.e. the number of samples between peaks can contain fraction of a sample, hence fine errors can be detected. By means of interpolation of the correlation results, the exact location of the peak-in-between samples can be calculated to have better estimation of the sample period error. The ideal number of samples between two correlation peaks is the number samples in 4 OFDM symbols, but for a sampled signal suffering from a sample period error this is not the case. The normalized time error of one sample can be calculated as: Err = ( N corr / 4. N symbol ) -1 , (6) Where the number of samples between two correlation peaks is called N corr and the ideal value of one symbol is N symbol . Equation (6) is equivalent to the following equation: Err = ( T Tx / T Rx ) -1 , (7) Where the system sampling period is T Rx and the transmitter sampling period is T Tx . Hence from both error equations we can deduce the error in the sampling frequency. Note that when the OFDM symbol duration increases the correlation window size increases, then the time correlation can provide a better error detection performance; therefore, the worst error calculations of the DVB-H signal will be that of the 2K mode, which have the shortest OFDM symbol, that's why this paper focuses on testing 2k mode to confirm its good performance even with short OFDM symbol duration.
IV. ERROR CORRECTION
The system depends on the interpolation or decimation of the received signal by providing (P+1) samples from each (P) samples in case of interpolation or (P-1) from each (P) samples in case of decimation, where P is integer number that depends on the detected error. Farrow filter is a fractional delay filter used for the interpolation and the decimation. Feed-back loop is used to correct the sampling frequency and phase errors as shown in Figure 5 .
Fig. 5 System Block Diagram
The system works on double the sampling frequency of the complex baseband signal for the used Farrow filter -the fractional delay filter -to give a linear phase, the Farrow filter response is good (i.e. linear phase) with low frequency harmonics and it becomes worse with the harmonics of higher frequency, so increasing the sampling frequency guarantees better signal interpolation or decimation. Two copies of the Farrow filters are used for both the in-phase and the quadrature-phase branches.
The sampling error from equations (6) and (7) -that is the normalized sampling error of the system clock-feeds an accumulator. The output of the accumulator is passed to the Farrow filter to be the fractional delay of the current sample.
In case of a negative sampling error Err, i.e. interpolation required, The accumulator value shall be decremented each sample till reaching negative one, then there shall be an added sample, and the accumulator value shall be reset to zero. Figure 6 shows an example of the interpolation. Note that the red points show the sampled signal by the system ADC and its timings, which is also the system clock, and the blue points show the interpolated samples and their timings as done by the fractional delay filter: In case of a positive Err, i.e. decimation is required, The accumulator value shall be incremented each sample till reaching one, then there shall be an ignored sample, and the accumulator value shall be reset to zero. Figure 7 shows an example of the decimation. Note that the red points show the sampled signal by the system ADC and its timing, which is also the system clock. The blue points show the interpolated samples and their timings as done by the fractional delay filter:
Fig. 7 Decimation example
The initial phase error is calculated using the pilots correlation but for fine phase error it is being calculated after the FFT processing by finding the phase shift of one or more of the continual pilots having predefined phase using equation (5) .The correction of phase error is done in the loop to simplify the work of the channel estimation.
A window of the four samples -at the 2x clock rate-is used to feed the used Farrow filter, and note that the system considers that the filter produces additional one sample delay.
Because of the required delay is at the 1x clock rate and the fractional delay filter works at 2x clock rate, the system handles this by doubling the fractional delay and wraps around one and uses the suitable window of samples to produce the wanted sample.
The system shall sometimes introduce one added sample each P samples in case of sampling frequency smaller than that at the transmitter. This embedded sample is generated on a clock cycle between two input samples, and will use the same Farrow filter used with normal samples to generate the added sample without the need to have specific filter for the added sample.
The fractional delay filter is a sum of four finite impulse response filters, and each is scaled by a different multiple of the fractional delay.
The error detector works on the corrected signal out from the Farrow filter to track any new errors and to compensate them; it will take some time to lock on the error. For the lock time, the ideal case of the system is to start the correction of the error is only 5 symbols duration, in case of loop gain is 1, but for good performance against noise, the loop gain is better be decreased. The error detected is multiplied with the loop gain and feeds an accumulator to have some kind of filtering to get a fine error and to reduce the noise effect, so lowering the gain increases the time to reach the correct error. In the proposed system, the gain is chosen to be 0.25 based on simulations, so the loop takes nearly 4 times the ideal case, so it is around 20 symbols duration (simulated for 23 ppm sampling error), but also for greater sampling errors this time shall be slightly increased.
V. SIMULATION RESULTS
All simulations of the system are done using MATLAB and done as an example for the 2k mode of DVB-h signal, Figure  8 shows the output from the system fed with a DVB-h(16 QAM) signal of error equal to 50 ppm. Figure 6 is a plot for 40 successive symbols after the lock of the signal error and start of correction. The system is implemented with VHDL and simulated under MODELSIM and verified against the MATLAB model. The VHDL code is not optimized to convert the used multipliers with digital filters to add and shift operations that will reduce the number of multipliers. The flip-flops can be optimized to use RAM cells instead, and Table 1 shows the Synthesis report of the VHDL code targeting the Xilinx EP3C25Q240C8N FPGA that inferred the resources:
The maximum operating 1x clock frequency is 50 MHz. 
VII. CONCLUSION
An efficient time tracking loop for OFDM based DVB-H and DVB -T receivers is introduced to solve the timing, frequency and phase errors that cause the loss of orthogonality between the subcarriers resulting in intercarrier interference (ICI), wrong interpretation of the symbols, and hence degrade of the system performance by increasing the BER.
